



复旦微电子

FM24C256E
2-Wire Serial EEPROM
With Unique ID and Security Sector

Data Sheet

Jun. 2024

INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCT BEST SUITED TO THE CUSTOMER'S APPLICATION AND SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD DOES NOT GUARANTEE THE AUTHENTICITY AND INTEGRITY OF THE INFORMATION.

INFORMATION DO NOT CONVEY ANY LICENSE UNDER ANY INTELLECTUAL PROPERTY RIGHTS, OR ANY OTHER RIGHTS, BELONGING TO SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD OR A THIRD PARTY.

WHEN USING THE INFORMATION CONTAINED IN THIS DOCUMENTS, PLEASE BE SURE TO EVALUATE ALL INFORMATION AS A TOTAL SYSTEM BEFORE MAKING A FINAL DECISION ON THE APPLICABILITY OF THE INFORMATION AND PRODUCTS.

PURCHASERS ARE SOLELY RESPONSIBLE FOR THE CHOICE, SELECTION AND USE OF THE SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN, AND SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD ASSUMES NO LIABILITY WHATSOEVER RELATING TO THE CHOICE, SELECTION OR USE OF THE SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD REPRESENTATIVE, SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

FUTURE ROUTINE REVISIONS WILL OCCUR WHEN APPROPRIATE, WITHOUT NOTICE. CONTACT SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD SALES OFFICE TO OBTAIN THE LATEST SPECIFICATIONS AND BEFORE PLACING YOUR PRODUCT ORDER. PLEASE ALSO PAY ATTENTION TO INFORMATION PUBLISHED BY SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD BY VARIOUS MEANS, INCLUDING SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD HOME PAGE ([HTTP://WWW.FMSH.COM/](http://www.fms.com/)).

PLEASE CONTACT SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD LOCAL SALES OFFICE FOR THE SPECIFICATION REGARDING THE INFORMATION IN THIS DOCUMENT OR SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS.

Trademarks

Shanghai Fudan Microelectronics Group Co., Ltd name and logo, the “复旦” logo are trademarks or registered trademarks of Shanghai Fudan Microelectronics Group Co., Ltd or its subsidiaries in China.

Shanghai Fudan Microelectronics Group Co., Ltd, Printed in the China, All Rights Reserved.

Description

The FM24C256E provides 262,144 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 32,768 words of 8 bits each, with 128-bit UID and 64-byte Security Sector, and much improved the reliability by an internal ECC logic. The device's cascadable feature allows up to 8 devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential.


Features

- **Low Operation Voltage: $V_{CC} = 1.7V$ to $5.5V$**
- **Internally Organized: $32,768 \times 8$**
- **2-wire Serial Interface**
- **Schmitt Trigger, Filtered Inputs for Noise Suppression**
- **Bi-directional Data Transfer Protocol**
- **1MHz ($2.5V \sim 5.5V$) and 400 kHz ($1.7V$) Compatibility**
- **Write Protect Pin for Hardware Data Protection**
- **64-Byte Page Write Modes (Partial Page Writes are Allowed)**
- **Lockable 64-Byte Security Sector**
- **128-Bit Unique ID for each device**
- **Self-timed Write Cycle (5 ms max)**
- **Operating Temperature range: $-40^{\circ}C$ to $+85^{\circ}C$**
- **Enhanced ESD protection**
- **High-reliability**
 - Endurance: 1,000,000 Write Cycles
 - Data Retention: 40 Years
- **SOP8, TSSOP8, MSOP8, TDFN8, Thin 6-ball WLCSP and Thin 4-ball/6-ball WLCSP Packages (RoHS Compliant and Halogen-free)**

Pin Configurations

Pin Name	Function
A0~A2	Device Address Inputs
SDA	Serial Data Input/Output
SCL	Serial Clock Input
WP	Write Protect
V_{CC}	Power Supply
GND	Ground
NC	Not Connect

Packaging Type




Absolute Maximum Ratings

Ambient Operating Temperature (Plastic Package)	$-55^{\circ}C$ to $+130^{\circ}C$
Ambient Operating Temperature (Module Package)	$-20^{\circ}C$ to $+60^{\circ}C$
Storage Temperature (Plastic Package)	$-65^{\circ}C$ to $+150^{\circ}C$
Storage Temperature (Module Package)	$-25^{\circ}C$ to $+70^{\circ}C$
Voltage on Any Pin with Respect to Ground	$-0.5V$ to $+7.0V$
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA
$V_{ESD}(HBM)$	4000V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Block Diagram



Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hardwired or left not connected for hardware compatibility with other FM24CXX devices. When the pins are hardwired, as many as eight 256K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally pulled down to

GND if the capacitive coupling to the circuit board V_{CC} plane is $<3\text{pF}$, if coupling is $>3\text{pF}$, FMSH recommends connecting the address pins to GND.

WRITE PROTECT (WP): The FM24C256E has a Write Protect pin that provides hardware data protection. The WP pin allows normal write operations when connected to ground (GND). When the Write Protect pin is connected to V_{CC} , all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is $<3\text{pF}$. If coupling is $>3\text{pF}$, FMSH recommends connecting the WP to GND. Switching WP to V_{CC} prior to a write operation creates a software write protected function.

Write Protect Description

WP Pin Status	Part of the Memory Protected
WP= V_{CC}	Full Memory Protected
WP=GND	No Protected

Write-protect condition: The WP pin must be connected to V_{CC} from start condition in the write operation (byte write, page write) until stop condition (refer to Figure 10).

Non-write-protect condition: The WP pin must be connected to GND from start condition in the write operation (byte write, page write) until stop condition (refer to Figure 11).

In not using the write protect, connect the WP pin to GND or set it open. The write protect is valid in the range of operation power supply voltage. If the WP pin changes during this time, the address data being written at this time is not guaranteed. Regarding the timing of write protect, refer to Figure 3.

Memory Organization

FM24C256E, 256K SERIAL EEPROM: Internally organized with 512 pages of 64 bytes each, the 256K requires a 15-bit data word address for random word addressing.

Security Sector: The FM24C256E offers 64-byte Security Sectors which can be written and (later) permanently locked in Read-only mode. This memory may be used by the system manufacturers to store security and other important information separately from the main memory array.

Unique ID: The FM24C256E utilizes a separate memory block containing a factory programmed read-only 128-bit unique ID.

Device ADDR	Page ADDR	Byte Number		
		63	...	0
1010	0	Data Memory (512P X 64B)		
	1			
	2			
	...			
	511			
1011	xxxx x00x xxxx xxxx ¹	Security Sector (64 Bytes)		
1011	xxxx x01x xxxx xxxx ²	Unique ID (128 Bits)		

Note: 1. Address bits ADDR<10:9> must be 00, ADDR<5:0> define byte address, other bits are don't care

2. Address bits ADDR<10:9> must be 01, ADDR<3:0> define byte address, other bits are don't care

Cycling Performance By Groups Of Four Bytes

PARAMETER	SYMBOL	Test Condition	Max	Units
Write cycle endurance	Ncycle	$T_A \leq 25^\circ\text{C}$, $V_{CC(\min)} < V_{CC} < V_{CC(\max)}$	1,000,000	Write cycle

Note:

1. This parameter is characterized and qualification. It is not 100% tested.
2. The Write cycle endurance is defined for groups of four data bytes located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3] where N is an integer.
3. A Write cycle is executed when either a Page Write, a Byte Write, a Write Security Sector or a Lock Security instruction is decoded. When using these instructions, refer also to Section: Cycling with Error Correction Code (ECC) on page 14.

Data Retention

PARAMETER	Test Condition	Min	Units
Data retention	$T_A = 55^\circ\text{C}$	40	Year

Note:

1. This parameter is characterized and qualification. It is not 100% tested.



Pin Capacitance

SYMBOL	PARAMETER	CONDITIONS	Max	Units
C_{IN}^1	Input Capacitance	$V_{IN} = 0V, f = 1MHz$	6	pF
C_{OUT}^1	Output Capacitance	$V_{OUT} = 0V, f = 1MHz$	8	pF

Note: 1. This parameter is characterized and is not 100% tested.

DC Characteristics

Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.7V$ to $+5.5V$, (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Typ	Max	Units
V_{CC}	Supply Voltage		1.7		5.5	V
I_{CC1}	Supply Current	$V_{CC} = 5.0V$, Read at 400KHz		0.4	1.0	mA
I_{CC2}	Supply Current	$V_{CC} = 5.0V$, Write at 400KHz		2.0	3.0	mA
I_{SB1}	Standby Current	$V_{CC} = 1.7V, V_{IN} = V_{CC}/V_{SS}$			1.0	μA
I_{SB2}	Standby Current	$V_{CC} = 5.5V, V_{IN} = V_{CC}/V_{SS}$			6.0	μA
I_{LI}	Input Leakage Current	$V_{IN} = V_{CC}/V_{SS}$		0.1	3.0	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{CC}/V_{SS}$		0.05	3.0	μA
V_{IL}^1	Input Low Level		-0.45		$V_{CC} \times 0.3$	V
V_{IH}^1	Input High Level		$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V
V_{OL2}	Output Low Level 2	$V_{CC} = 3.0V, I_{OL} = 2.1 mA$			0.4	V
V_{OL1}	Output Low Level 1	$V_{CC} = 1.7V, I_{OL} = 0.15 mA$			0.2	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.



AC Characteristics

400 kHz AC characteristics

Recommended operating conditions: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +1.7\text{V}$ to $+5.5\text{V}$, $C_L = 100\text{ pF}$ (unless otherwise noted). Test conditions are listed in Note 2.

Symbol	Parameter	Min	Max	Units
f_{SCL}	Clock Frequency, SCL		400	kHz
t_{LOW}	Clock Pulse Width Low	1.3		μs
t_{HIGH}	Clock Pulse Width High	0.6		μs
t_i^1	Noise Suppression Time		80	ns
t_{AA}	Clock Low to Data Out Valid	0.1	0.9	μs
t_{BUF}^1	Time the bus must be free before a new transmission can Start	1.3		μs
$t_{HD.STA}$	Start Hold Time	0.6		μs
$t_{SU.STA}$	Start Setup Time	0.6		μs
$t_{HD.DAT}$	Data In Hold Time	0		μs
$t_{SU.DAT}$	Data In Setup Time	100		ns
t_R	Inputs Rise Time ¹		300	ns
t_F	Inputs Fall Time ¹		300	ns
$t_{SU.STO}$	Stop Setup Time	0.6		μs
t_{DH}	Data Out Hold Time	100		ns
t_{WS1}	WP setup time	1		μs
t_{WH1}	WP hold time	1		μs
t_{WS2}	WP release setup time	1		μs
t_{WH2}	WP release hold time	1		μs
t_{WR}	Write Cycle Time		5	ms

1 MHz AC characteristics

Recommended operating conditions: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +2.5\text{V}$ to $+5.5\text{V}$, $C_L = 100\text{ pF}$ (unless otherwise noted). Test conditions are listed in Note 2.

Symbol	Parameter	Min	Max	Units
f_{SCL}	Clock Frequency, SCL		1	MHz
t_{LOW}	Clock Pulse Width Low	500		ns
t_{HIGH}	Clock Pulse Width High	320		ns
t_i^1	Noise Suppression Time		80	ns
t_{AA}	Clock Low to Data Out Valid	100	450	ns
t_{BUF}^1	Time the bus must be free before a new transmission can Start	500		ns
$t_{HD.STA}$	Start Hold Time	250		ns
$t_{SU.STA}$	Start Setup Time	250		ns
$t_{HD.DAT}$	Data In Hold Time	0		ns
$t_{SU.DAT}$	Data In Setup Time	50		ns
t_R	Inputs Rise Time ¹		120	ns
t_F	Inputs Fall Time ¹		120	ns



$t_{SU,STO}$	Stop Setup Time	250		ns
t_{DH}	Data Out Hold Time	100		ns
t_{WS1}	WP setup time	1		μs
t_{WH1}	WP hold time	1		μs
t_{WS2}	WP release setup time	1		μs
t_{WH2}	WP release hold time	1		μs
t_{WR}	Write Cycle Time		5	ms

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

RL (connects to V_{CC}): 1.3 k Ω

Input pulse voltages: 0.3 V_{CC} to 0.7 V_{CC}

Input and output timing reference voltages: 0.3 V_{CC} to 0.7 V_{CC}

Input rise and fall times: ≤ 50 ns

Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Figure 4). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Figure 5).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Figure 5).

ACKNOWLEDGE: All address and data words are serially transmitted to and from the EEPROM in 8-bit

words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.


STANDBY MODE: The FM24C256E features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the stop bit and the completion of any internal operations.

Memory RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be reset in following these steps:

1. Clock up to 9 Cycles,
2. Look for SDA high in each cycle while SCL is high and then,
3. Create a start condition as SDA is high.


Bus Timing

Figure 2. SCL: Serial Clock, SDA: Serial Data I/O



Write Cycle Timing

Figure 3. SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 4. Data Validity







Figure 5. Start and Stop Definition**Figure 6. Output Acknowledge**

Power-up Timing

Figure 7. V_{CC} Ramp Up and Ramp Down



Symbol	Parameter	Test Condition	Min	Max	Units
t_{R1}	Power on time from 0V			20	ms
t_{R2}	Power on time from V_{BOT}	$V_{BOT} \leq 0.2V$		5	ms
t_{OFF}	power cycle off time		50		ms
t_{INIT}	Time from power on to first command		100		us
V_{BOT}	Power Off threshold for the next power on cycle	No ringback above V_{POFF}		0.2	V

Note: V_{CC} must rise monotonically without ringback.

Device Addressing

Data Memory Access: The 256K EEPROM device requires a 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Table 1~Table 3).

The device address word consists of a mandatory '1010'(Ah) sequence for the first four most significant bits as shown in Table 1. This is common to all the EEPROM devices.

The 256K EEPROM uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hard-wired input pins. The A2, A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The Module package device address word also consists of a mandatory '1010'(Ah) sequence for the first four most significant bits. The next 3 bits are all zero.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to a standby state.

Unique ID Access: The FM24C256E utilizes a separate memory block containing a factory programmed 128-bit unique ID. Access to this memory location is obtained by beginning the device address word with a '1011'(Bh) sequence (refer to Table 1). The behavior of the next three bits (A2, A1 and A0) remains the same as during a standard memory addressing sequence.

The eighth bit of the device address needs be set to a one to read the Serial Number. Writing or altering

the 128-bit unique ID is not possible.

For more details on accessing this special feature, See Read Operations on page 17.

Security Sector Access: The FM24C256E offers 64-byte Security Sector which can be written and (later) permanently locked in Read-only mode. Access to this memory location is obtained by beginning the device address word with a '1011'(Bh) sequence (refer to Table 1). The behavior of the next three bits (A2, A1 and A0) remains the same as during a standard memory addressing sequence.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

For more details on accessing this special feature, See Write Operations and Read Operations on page 16,17.

ECC Error Status Register Access: The FM24C256E offers 1-bit ECC Error Status Register (EESR) to indicate whether there is a single error bit in a group of four bytes during a Read operation. Access to EESR is obtained by beginning the device address word with a '1011'(Bh) sequence (refer to Table 1). The behavior of the next three bits (A2, A1 and A0) remains the same as during a standard memory addressing sequence.

The eighth bit of the device address needs be set to a one to read the EESR.

For more details on accessing this special feature, See Read Operations on page 17.

NOISE PROTECTION: Special internal circuitry placed on the SDA and SCL pins prevent small noise spikes from activating the device.

DATA SECURITY: The Device has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at V_{CC}.

**Table 1. Device Address**

Access Area	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data Memory	1	0	1	0	A2	A1	A0	R/W
Security Sector	1	0	1	1	A2	A1	A0	R/W
Security Sector Lock Bit	1	0	1	1	A2	A1	A0	R/W
Unique ID Number	1	0	1	1	A2	A1	A0	1
Ecc Error status Register	1	0	1	1	A2	A1	A0	1

MSB LSB

Table 2. First Word Address

Access Area	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data Memory	x	A14	A13	A12	A11	A10	A9	A8
Security Sector	x	x	x	x	x	0	0	x
Security Sector Lock Bit	x	x	x	x	x	1	0	X
Unique ID Number	x	x	x	x	x	0	1	x
Ecc Error status Register	x	x	x	x	x	1	1	x

MSB LSB

NOTE: x = Don't care bit.

Table 3. Second Word Address

Access Area	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data Memory	A7	A6	A5	A4	A3	A2	A1	A0
Security Sector	x	x	A5	A4	A3	A2	A1	A0
Security Sector Lock Bit	x	x	x	x	x	x	x	x
Unique ID Number	x	x	x	x	0	0	0	0
Ecc Error status Register	x	x	x	x	x	x	x	x

MSB LSB

NOTE: x = Don't care bit.

Write Operations

BYTE WRITE: A write operation requires two 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8).

PAGE WRITE: The 256K EEPROM is capable of 64-byte page writes. A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 9).

The data word address lower seven bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will “roll over” and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue.

WRITE SECURITY SECTOR: Write the Security Sector is similar to the page write but requires use of device address, and the special word address seen in Table 1 ~ Table 3. The higher address bits ADDR<14:6> are don't care except for address bits ADDR<10:9>, which must be equal to '00b'. Lower address bits ADDR<5:0> define the byte address inside the Security Sector (see Figure 15). If the Security Sector is locked, the data bytes transferred during the Write Security Sector operation are not acknowledged (NoAck).

LOCK SECURITY SECTOR: Lock the Security Sector is similar to the byte write but requires use of device address, and special word address seen in Table 1 ~ Table 3. The word address bits ADDR<10:9> must be '10b', all other word address bits are don't care. The data byte must be equal to the binary value xxxx xx1x, where x is don't care (see Figure 17).

If the Security Sector is locked, the data bytes transferred during the Lock Security Sector operation are not acknowledged (NoAck).

Cycling with Error Correction Code (ECC):

The FM24C256E offer an Error Correction Code (ECC) logic. The ECC is an internal logic function which is transparent for the 2-wire Serial communication protocol. The ECC logic is implemented on each group⁽¹⁾ of four EEPROM bytes. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved. Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group⁽¹⁾. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the four bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in Section Cycling Performance By Groups Of Four Bytes on Page 6.

Note:

1. A group of four bytes is located at addresses $[4*N, 4*N+1, 4*N+2, 4*N+3]$, where N is an integer.

Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address “roll over” during read is from the last byte of the last memory page to the first byte of the first page. The address “roll over” during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 12).

RANDOM READ: A random read requires a “dummy” byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 13)

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will “roll over” and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 14)

UNIQUE ID READ: Reading the serial number is similar to the sequential read but requires use of the device address, a dummy write, and the use of specific word address seen in Table 1~ Table 3.

The higher address bits ADDR<14:4> are don't care except for address bits ADDR<10:9>, which must be equal to '01b'. Lower address bits ADDR<3:0> define the byte address inside the UID. If the application

desires to read the first byte of the UID, the lower address bits ADDR<3:0> would need to be '0000b'.

When the end of the 128-bit UID number is reached (16 bytes of data), the data word address will roll-over back to the beginning of the 128-bit UID number. The Unique ID Read operation is terminated when the microcontroller does not respond with a zero (ACK) and instead issues a Stop condition (see Figure 19).

READ SECURITY SECTOR: Read the Security Sector is similar to the random read but requires use of device address, a dummy write, and the use of specific word address seen in Table 1~ Table 3. The higher address bits ADDR<14:6> are don't care except for address bits ADDR<10:9>, which must be equal to '00b'. The lower address bits ADDR<5:0> define the byte address inside the Security Sector.

The internal byte address is automatically incremented to the next byte address after each byte of data is clocked out. When the last byte (3Fh) is reached, it will roll over to 00h, the first byte of the Security Sector, and continue to increment. (see Figure 16).

READ LOCK STATUS: There are two ways to check the lock status of the Security Sector.

1. The first way is initiated by a Security Sector Write, the EEPROM will acknowledge if the Security Sector is unlocked, while it will not acknowledge if the Security Sector is locked.

Once the acknowledge bit is read, it is recommended to generate a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic
- Stop: the device is then set back into Standby mode by the Stop condition.

2. The second way is initiated by a Lock Status Read. Lock Status Read is similar to the random read but requires use of device address seen in Table 1~ Table 3, a dummy write, and the use of specific word address. The address bits ADDR<10:9> must be '10b', all other address bits are Don't Care. The Lock bit is the BIT1 of the byte read on SDA. It is at “1” when the lock is active and at “0” when the lock is not active. The same data is shifted out repeatedly until the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 18).

READ ECC ERROR STATUS REGISTER: Due to the ECC is an internal logic function which is transparent for the 2-wire Serial communication protocol, the microcontroller will not find out if there is a single error bit issue during Read operation. The device offers 1-bit volatile ECC Error Status Register (EESR) to find whether there are error bits after a Read operation. Reading the EESR bit is similar to the random read but requires use of device address seen in Table 1~ Table 3, a dummy write, and the use of specific word address. The address bits ADDR<10:9> must be '11b', all other address bits are Don't Care. The EESR is indicated by the whole byte read on SDA. It is at "FFh" when there are one or more error bits and at "00h" when the group of four bytes all correct. The same data is shifted out

repeatedly until the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 20).

If the users want to find the group address contains the error bit, according to the following steps:

- Start reading from the address of the user concerned. The Read operation must by group address, and then following the Read EESR operation. If current group address is no error, then reading the next group address.
- Reading by group address and Read EESR operation must be executed alternately until the error group address is found.
- The EESR bit will be reset to '0b' at the end of each Read EESR operation.

Figure 8. Byte Write




Figure 9. Page Write






Figure 10. Write-Protect Condition



Note: 1. * = Don't CARE bits

Figure 11. Non-Write-Protect Condition



Note: 1. * = Don't CARE bits

Figure 12. Current Address Read





Figure 13. Random Read



Note: 1. * = Don't CARE bits.

Figure 14. Sequential Read






Figure 15. Write Security Sector




Note: 1. * = Don't CARE bits.

Figure 16. Read Security Sector



Note: 1. * = Don't CARE bits.

Figure 17. Lock Security Sector



Note: 1. * = Don't CARE bits.

Figure 18. Read Lock Status




Figure 19. Read Unique ID





Figure 20. Read EESR





Ordering Information


	FM	24C	256	E	-PP	-C	-H
Company Prefix	FM = Shanghai Fudan Microelectronics Group Co.,ltd						
Product Family	24C = 2-Wire Serial EEPROM						
Product Density	256 = 256K-bit						
Device Type	E = with 128-bit Unique ID with 64-byte Security Sector with ECC(Error Correction Code) Logic						
Package Type	SO = 8-pin SOP TS = 8-pin TSSOP MS =8-pin MSOP DN= 8-pin TDFN (2x3mm) ⁽¹⁾ M2F or M2P = 8-pin Module Package ⁽²⁾ CT = 4-Ball Thin WLCSP, Ball pitch 400um x 400um ⁽²⁾ CTF = 4-Ball Thin WLCSP, Ball pitch 400um x 500um ⁽²⁾ CTH = 4-Ball Thin WLCSP, Ball pitch 500um x 400um ⁽²⁾ CTB = 6-Ball Thin WLCSP, Ball pitch 350um x 350um ⁽²⁾						
Product Carrier	U = Tube T = Tape and Reel R = Module Reel						
HSF ID Code ⁽³⁾	Blank or R = RoHS Compliant G = RoHS Compliant, Halogen-free, Antimony-free						

Note:


1. For Thinner package please contact local sales office.
2. For the details of WLCSP package and Module package please contact local sales office.
3. For SO, TS, MS, DN and WLCSP package: G class only.

Part Marking Scheme


SOP8



TSSOP8




MSOP8





TDFN8



Product Density Code

**The month (hexadecimal digit) in which the product was molded.
The last one digit of the year in which the product was sealed / molded.**

HSF ID Code

G = RoHS Compliant, Halogen-free, Antimony-free

Moisture Sensitivity Level

1=MSL1


Blank=MSL3

Lot Number (just with 0~9、A~Z)

Assembly's Code

Packaging Information

SOP 8




Symbol	MIN	NOM	MAX
A	1.350	1.550	1.750
A1	0.050	0.150	0.250
b	0.330	0.420	0.510
c	0.150	0.200	0.250
D	4.700	4.925	5.150
E1	3.700	3.900	4.100
E	5.800	6.000	6.200
e	1.270(BSC)		
L	0.400	0.650	0.900
θ	0°	4°	8°

NOTE:

Dimensions are in Millimeters.

TSSOP8




Symbol	MIN	NOM	MAX
D	2.900	3.000	3.100
E1	4.300	4.400	4.500
b	0.190	0.245	0.300
c	0.090	0.145	0.200
E	6.200	6.400	6.600
A	-	-	1.200
A1	0.050	0.100	0.150
e	0.650 (BSC)		
L	0.450	0.600	0.750
θ	0°	4°	8°

NOTE:

1. Dimensions are in Millimeters.

MSOP8




Symbol	MIN	NOM	MAX
A	0.820	0.960	1.100
A1	0.020	0.085	0.150
b	0.220	0.300	0.380
c	0.080	0.155	0.230
D	2.900	3.000	3.100
e	0.650 (BSC)		
E	2.900	3.000	3.100
E1	4.750	4.900	5.050
L	0.400	0.600	0.800
θ	0°	4°	8°


NOTE:

1. Dimensions are in Millimeters.


TDFN8



Top View



Bottom View



Side View

Symbol	MIN	NOM	MAX
A	0.700	0.750	0.800
A1	0.000	0.025	0.050
D	1.900	2.000	2.100
E	2.900	3.000	3.100
D2	1.400	1.500	1.600
E2	1.400	1.550	1.700
k	0.150(MIN)		
b	0.180	0.240	0.300
e	0.500(TYP)		
L	0.200	0.350	0.500

NOTE:

1. Dimensions are in Millimeters.



Revision History

Version	Publication date	Pages	Revise Description
Preliminary	Jan 2017	29	Initial document Release.
1.0	Jun.2017	29	1.Added 4-ball WLCSP package in Packaging Type 2.Updated endurance and data retention spec. 3.Updated Packaging Information
1.1	Aug.2022	30	1. Added Power-up Timing 2. Corrected the typo. 3. Updated the Packaging Information.
1.2	Sep.2023	30	1.Updated the Packaging Information
1.3	Jun.2024	32	1. Updated Write Protect Description 2. Updated Packaging Information.



Sales and Service

Shanghai Fudan Microelectronics Group Co., Ltd.

Address: Bldg No. 4, 127 Guotai Rd, Shanghai City China.

Postcode: 200433

Tel: (86-021) 6565 5050 Fax: (86-021) 6565 9115

Shanghai Fudan Microelectronics (HK) Co., Ltd.

Address: Unit 506, 5/F., East Ocean Centre, 98 Granville Road, Tsimshatsui East, Kowloon, Hong Kong

Tel: (852) 2116 3288 2116 3338

Fax: (852) 2116 0882

Beijing Office

Address: Room 423, Bldg B, Gehua Building, 1 QingLong Hutong, Dongzhimen Alley north Street, Dongcheng District, Beijing City, China.

Postcode: 100007

Tel: (86-010) 8418 6608

Fax: (86-010) 8418 6211

Shenzhen Office

Address: Room.2306-2308, Building A7, Chuangzhi Cloud City, Liuxian Avenue, Xili Street, Nanshan District, Shenzhen, China.

Postcode: 518000

Tel: (86-0755) 8335 0911 8335 1011 8335 2011 8335 0611

Fax: (86-0755) 8335 9011

Shanghai Fudan Microelectronics (HK) Ltd Taiwan Representative Office

Address: Unit 1225, 12F., No 252, Sec.1 Neihu Rd., Neihu Dist., Taipei City 114, Taiwan

Tel : (886-2) 7721 1889

Fax: (886-2) 7722 3888

Shanghai Fudan Microelectronics (HK) Ltd Singapore Representative Office

Address : 47 Kallang Pudding Road, #08-06, The Crescent @ Kallang ,Singapore 349318

Tel : (65) 6443 0860

Fax: (65) 6443 1215

Fudan Microelectronics (USA) Inc.

Address : 97 E Brokaw Road, Suite 320, San Jose, CA 95112

Tel : (+1)408-335-6936

Web Site: <http://www.fmsh.com/>